



2128

Patent

Docket No.: CYPR-CD00183

15

Information Disclosure Statement Transmittal

Thereby certify that this transmittal of the below described document is being deposited with the United States Postal Service in an envelope bearing First Class Postage and addressed to the Commissioner of Patents, P. O. Box 1450, Alexandria, VA 22313-1450, on the below date of deposit.

Date of Deposit:	11/21/05	Name of Person Making the Deposit:	KATHERINE RINALDI	Signature of the Person Making the Deposit:	Katherine Rinaldi
------------------	----------	------------------------------------	-------------------	---	-------------------

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s): Warren Snyder

Application No.: 09/975,104 Group Art Unit:

Filed: 10/10/01 Examiner:

Title: CAPTURING TEST/EMULATION AND ENABLING REAL-TIME DEBUGGING USING FPGA FOR IN-CIRCUIT EMULATION

Commissioner of Patents
P. O. Box 1450
Alexandria, VA 22313-1450
Sir:

Information Disclosure Statement Transmittal

Transmitted herewith is the following:

Information Disclosure statement and late filing fee
 Form 1449

Fee Calculation (for other than a small entity)

Fee Items				Fee Rate	Total
Petition for Extension of Time (fee calculated elsewhere)				\$.00	\$0.00
Information Disclosure Statement, late filing				\$180.00	\$180.00
Other:					\$0.00
Total Fees					\$180.00

PAYMENT OF FEES

1. The full fee due in connection with this communication is provided as follows:
 The Commissioner is hereby authorized to charge any additional fees associated with this communication or credit any overpayment to Deposit Account No.: 23-0085. A duplicate copy of this authorization is enclosed.
- A check in the amount of \$180.00
- Charge any fees required or credit any overpayments associated with this filing to Deposit Account No.: 23-0085.

Please direct all correspondence concerning the above-identified application to the following address:

WAGNER, MURABITO & HAO LLP
Two North Market Street, Third Floor
San Jose, California 95113
(408) 938-9060
Customer No: 45545

Respectfully submitted,

Date: 11/21/2005

By:


Anthony C. Murabito
Reg. No. 35,295



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Attorney Docket No.: CYPR-CD00183

Inventor(s): Warren Snyder

Application No.: 09/975,104

Group Art Unit:

Filed: 10/10/01

Examiner:

Title: CAPTURING TEST/EMULATION AND ENABLING REAL-TIME DEBUGGING USING
FPGA FOR IN-CIRCUIT EMULATION

Commissioner of Patents
P. O. Box 1450
Alexandria, VA 22313-1450

Sir:

Information Disclosure Statement Submitted Pursuant to 37 C.F.R. 1.97(b)

The citations referenced herein, copies attached, may be material to the examination of the above-identified application and are, therefore, submitted in compliance with the duty of disclosure as defined in 37 C.F.R. 1.56. The Examiner is requested to make these citations of official record in the application.

This Information Disclosure Statement submitted in accordance with 37 C.F.R. 1.97(b) is not to be construed as a representation that a search has been made, that additional items material to the examination of this application do not exist, or that any one or more of these citations constitute prior art under 35 U.S.C. 102.

The Examiner's attention is respectfully directed to the following U.S. Patents:

Pat. No.	Pat. Title	Grant Date
6,460,172	MICROPROCESSOR BASED MIXED SIGNAL FIELD PROGRAMMABLE INTEGRATED DEVICE AND PROTOTYPING METHODOLOGY	10/01/02


Please direct all correspondence concerning the above-identified application to the following address:

WAGNER, MURABITO & HAO LLP
Two North Market Street, Third Floor
San Jose, California 95113
(408) 938-9060
Customer No: 45545

Respectfully submitted,

Date: 11/21/2005

By:


Anthony C. Murabito
Reg. No. 35,295

11/28/2005 EAREGAY1 00000037 09975104

01 FC:1806

180.00 DP



Attorney Docket No.: CYPR-CD00183

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
Patent Application

Inventor(s): Warren Snyder

Application No.: 09/975,104

Group Art Unit:

Filed: 10/10/01

Examiner:

Title: CAPTURING TEST/EMULATION AND ENABLING REAL-TIME DEBUGGING USING
FPGA FOR IN-CIRCUIT EMULATION

Form 1449

U.S. Patent Documents

Examiner Initial	No.	Patent No.	Date	Patentee	Class	Sub-class	Filing Date
A	6,460,172	10/01/02	Insenser Farre et al.	716	17		06/21/00

Foreign Patent or Published Foreign Patent Application

Examiner Initial	No.	Document No.	Publication Date	Country or Patent Office	Class	Sub-class	Translation	
							Yes	No
	B							

Other Documents

Examiner Initial	No.	Author, Title, Date, Place (e.g. Journal) of Publication
	C	
Examiner		Date Considered

Examiner: Initial citation considered. Draw line through citation if not in conformance and not considered.
Include copy of this form with next communication to applicant.